

# SoC Fabric IPs to Enable DVFS

## Dolphin Integration



**TSMC 2017**  
**Open Innovation Platform<sup>®</sup>**  
**Ecosystem Forum**



# ABSTRACT

As battery powered applications become increasingly sophisticated with requirements for higher processing power, SoC designers have to design adopt advanced design techniques to maintain a low power consumption. Multiple power domains, multiple clock frequencies and multiple voltage levels are among these techniques to save energy, both in sleep and active modes. More advanced solutions, such as dynamic voltage and frequency scaling (DVFS) allow even better power savings through the adjustment of clock and voltage based on the workload requirements, in each SoC functional modes.

This presentation explains, through a concrete example in an advanced low-power TSMC process, how SoC designers may adopt design techniques as advanced as DVFS, without risks and at minimal extra design costs. It describes an approach to identify the right trade-off between the DVFS settings to get the most energy efficiency circuit. The efficiency of a circuit is defined with MOPS/ $\mu$ W units to measure the impact of the computing power regarding the power consumption. It then illustrates how the use of Dolphin's innovative SoC Fabric IPs enable to implement in a single pass, the power regulation and of the activity control networks of an ultra-low power SoC, i.e. saving several months in the design cycle.

This presentation concludes on the next steps to enable Automatic Voltage and Frequency Scaling (AVFS) to maximize energy efficiency with a self-adjustment of voltage and frequency.




**SoC Fabric IPs to Enable DVFS**

LUCILLE ENGELS - OPERATION MANAGER FOR THE DESIGN AND THE SUPPLY OF CUSTOM ASICs

SEPTEMBER 2017 – SANTA CLARA



Not just a supplier of Technology, but provider of the Dolphin Integration **know-how!**




**SUMMARY**

- IoT End Nodes challenges
- DVFS to reduce power consumption
- A concrete example with BLE Audio SmartHome
- SmartVision™, a SoC modeling platform for DVFS assessment
- FABRIC IPs for a straightforward implementation of DVFS
- A complete solution to enable DVFS






09/13/2017 [www.dolphin-integration.com](http://www.dolphin-integration.com) - Under Copyrights 1

- IoT End Nodes Challenges
- DVFS to reduce power consumption
- A concrete example with BLE Audio SmartHome
- SmartVision™, a SoC modeling platform for DVFS assessment
- FABRIC IPs for a straightforward implementation of DVFS
- A complete solution to enable DVFS

## IoT END NODES CHALLENGES



Vending machine   Metering   Smoke alarm   Wearables   SmartHome   Pet tracking   Gas monitoring   ...

 <p><b>Time To Market</b></p> <ul style="list-style-type: none"> <li>Reduce time to handle advanced low power design techniques</li> <li>Minimize efforts of sign-off verification</li> <li>Limit iterations costs between steps of design flow</li> </ul>	 <p><b>Reliability</b></p> <ul style="list-style-type: none"> <li>Manage local process variation</li> <li>Control aging phenomena</li> <li>Manage temperature variation</li> </ul>
 <p><b>Battery life time</b></p> <ul style="list-style-type: none"> <li>Anticipate power savings related to the use of advanced low power techniques</li> <li>Maximize the time spent in low consumption modes of each function               <ul style="list-style-type: none"> <li>Operation at ultra Low Voltage capability</li> <li>Selection of most power-efficient operating points</li> <li>On-the-fly circuit operating points adaptation to its workload and environment (temperature, process, aging)</li> </ul> </li> </ul>	 <p><b>Connectivity</b></p> <ul style="list-style-type: none"> <li>Wireless connection</li> <li>Sensors/actuators network</li> </ul>
	 <p><b>Security</b></p> <ul style="list-style-type: none"> <li>Communication identification, encryption and integrity</li> <li>Detection and prevention of cyber attacks</li> </ul>


- IoT End Nodes Challenges
- DVFS to reduce power consumption**
- A concrete example with BLE Audio SmartHome
- SmartVision™, a SoC modeling platform for DVFS assessment
- FABRIC IPs for a straightforward implementation of DVFS
- A complete solution to enable DVFS

09/13/2017

www.dolphin-integration.com - Under Copyrights

4

## DVFS TECHNIC TO LOWER POWER CONSUMPTION




09/13/2017

www.dolphin-integration.com - Under Copyrights

5

## DVFS / AVFS TECHNIQUES DEFINITIONS




09/13/2017

www.dolphin-integration.com - Under Copyrights

6

## DESIGNING WITH DVFS IMPLIES



2017/08/01

www.dolphin-integration.com - Under Copyrights

7

**DOLPHIN INTEGRATION**

- IoT End Nodes Challenges
- DVFS to reduce power consumption
- A concrete example with BLE Audio SmartHome**
- SmartVision™, a SoC modeling platform for DVFS assessment
- FABRIC IPs for a straightforward implementation of DVFS
- A complete solution to enable DVFS


09/13/2017 [www.dolphin-integration.com](http://www.dolphin-integration.com) - Under Copyrights 8

**DOLPHIN INTEGRATION**

### EXAMPLE OF BLE AUDIO SMARTHOME

**Bluetooth 5.0**

09/13/2017 [www.dolphin-integration.com](http://www.dolphin-integration.com) - Under Copyrights 9




**DOLPHIN INTEGRATION**

### POWER MODE TABLE & MODE TRANSITIONS

Power Modes	IDLE / Standby (Voice Detection)	Low-power Active Mode (Keyword Spotting)	Active Mode (Speech Recognition)			
			Nominal Mode	Medium Power Mode	Low Power Mode	Transmission Mode
Time percentage on each mode	50%	3%	18%	16%	11%	2%
Power consumption target	< 50 $\mu$ A @ 6 MHz 0.6 V	< 6 mA @ 12 MHz 0.9 V	< 32 mA @ 48 MHz 1.2 V	< 20 mA @ 36 MHz 1.1 V	< 8 mA @ 12 MHz 0.9 V	< 48 mA @ 48 MHz 1.2 V

**Where DVFS intervenes**

09/13/2017 [www.dolphin-integration.com](http://www.dolphin-integration.com) - Under Copyrights 11




- ### IoT End Nodes Challenges
- DVFS to reduce power consumption
  - A concrete example with BLE Audio SmartHome
  - SmartVision™, a SoC modeling platform for DVFS assessment**
  - FABRIC IPs for a straightforward implementation of DVFS
  - A complete solution to enable DVFS
- 09/13/2017 www.dolphin-integration.com - Under Copyrights 13


### SMARTVISION™ SOC MODELING PLATFORM

Need to optimize the sub-system power consumption during software development and reduce Time-To-Market

- Need to take into account the complete subsystem with peripherals (power domains) and control network
- Create and import models of components (RAM, analog blocks, etc.)
- Group peripherals in power domains
- Assess the impact of software coding on power consumption for each peripheral or for each power domain – to start software development faster and to debug it earlier
- Manage through MAESTRO model the power management and transitions between modes
- Simulate and verify mode transitions consistency (e.g. to detect the use by the software of a switched-off peripheral...)

09/13/2017 www.dolphin-integration.com - Under Copyrights 14













**IoT End Nodes Challenges**


- DVFS to reduce power consumption
- A concrete example with BLE Audio SmartHome
- SmartVision™, a SoC modeling platform for DVFS assessment
- FABRIC IPs for a straightforward implementation of DVFS**
- A complete solution to enable DVFS

09/13/2017 [www.dolphin-integration.com](http://www.dolphin-integration.com) - Under Copyrights 17



FABRIC IPs FOR A FAST AND SAFE IMPLEMENTATION OF DVFS	
<b>Low Power PMNet</b>	MAESTRO handles all the SoC power modes for <b>a safe, fast and efficient energy management</b> DELTA allows <b>different optimizations</b> of the power regulation network (PRNet) CLICK to <b>manage safely power gating</b> and save up to 99% on leakage current GAMMA for <b>ultra-low power oscillators</b>
<b>Easy control of Voltage and clock</b>	MAESTRO handles the <b>arbitration of the shared resource conflicts</b> MAESTRO + CLICK allow a <b>straightforward management of retention and shutdown</b> of island
<b>Multi-frequency, multi-supply management</b>	MAESTRO can either run with <b>slow clock (32KHz) for low power mode</b> or <b>fast system clock to speed up the transition</b> thus save further energy <b>Wide range of power modes</b> handled by Maestro <b>Fine-grain voltage adjustment</b> included in the DELTA library <b>Several characterizations</b> of the CLICK for a multi-supply architecture
<b>Efficient power modes transitions</b>	MAESTRO guarantees that the <b>voltage/clock transition can be performed in a secure way</b> CLICK <b>handles safely and automatically</b> the trade-off between wake-up time and in-rush current at block level DELTA incl. <b>fast voltage switching</b> regulators
<b>Seamless SoC Integration</b>	Fabric IPs ensures <b>a full inter-operability</b> <b>Silicon proven IPs</b> <b>Fully compliant</b> with conventional design flows and standard SoC busses
09/13/2017	www.dolphin-integration.com - Under Copyrights 20

FABRIC IPs FOR A FAST AND SAFE IMPLEMENTATION OF DVFS	
 IoT End Nodes Challenges	
 DVFS to reduce power consumption	
 A concrete example with BLE Audio SmartHome	
 SmartVision™, a SoC modeling platform for DVFS assessment	
 FABRIC IPs for a straightforward implementation of DVFS	
 A complete solution to enable DVFS	
09/13/2017	www.dolphin-integration.com - Under Copyrights 21



AVAILABILITY ON TSMC PROCESS			
<b>CLICK</b>	<b>DELTA</b>	<b>GAMMA</b>	<b>MAESTRO</b>
<ul style="list-style-type: none"><li>55 nm LP, uLP, uLPeF; 180 nm eLL</li><li>In progress for 40 nm uLPeF &amp; 28 nm HPC+</li></ul>	<ul style="list-style-type: none"><li>From 180 nm down to 40 nm</li><li>In progress for 40 nm uLPeF &amp; 28 nm HPC+</li></ul>	<ul style="list-style-type: none"><li>55 nm uLPeF</li><li>In progress for 40 nm uLPeF &amp; 28 nm HPC+</li></ul>	<ul style="list-style-type: none"><li>No process restriction</li></ul>
09/13/2017	www.dolphin-integration.com - Under Copyrights 23		